

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/521,586	09/26/2005	Joachim Roos	1533-1004	4031
466 YOUNG & TH	7590 10/16/2007 OMPSON		EXAM	INER
745 SOUTH 23			VICARY,	КЕІТН Е
2ND FLOOR ARLINGTON,	VA 22202		ART UNIT	PAPER NUMBER
			2183	
			MAIL DAME	DELIVERYMORE
			MAIL DATE	DELIVERY MODE
	<i>,</i>		10/16/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	·	$I_{\mathcal{D}}\mathcal{N}$			
	Application No.	Applicant(s)			
0.55	10/521,586	ROOS ET AL.			
Office Action Summary	Examiner	Art Unit .			
	Keith Vicary	2183			
The MAILING DATE of this communication ap Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPI WHICHEVER IS LONGER, FROM THE MAILING I - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN. .136(a). In no event, however, may a d will apply and will expire SIX (6) MC tte, cause the application to become A	ICATION. a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 25.	September 2007.				
,					
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) ⊠ Claim(s) 1-14 is/are pending in the application 4a) Of the above claim(s) is/are withdress 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-14 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	awn from consideration.				
Application Papers		•			
9) The specification is objected to by the Examination The drawing(s) filed on 25 September 2007 is Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction The oath or declaration is objected to by the I	s/are: a)⊠ accepted or b) ne drawing(s) be held in abey ection is required if the drawir	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a limit	nts have been received. Ints have been received in It iority documents have been (PCT Rule 17.2(a)).	Application No en received in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	Paper N	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application			

Application/Control Number: 10/521,586 Page 2

Art Unit: 2183

DETAILED ACTION

1. Claims 1-14 are pending in this application and presented for examination.

2. Claims 1-2, 5-9, and 12-14 are newly amended by amendment filed 9/25/2007.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cataldo (Net processor startup takes pipelined path to 40 Gbits/s) in view of Dorst (20040098549 A1).
- 5. Consider claims 1 and 8, Cataldo discloses a programmable pipeline adapted to directionally transfer data packets through the pipeline from a first end of the pipeline to a second end of the pipeline, and adapted to perform sequences of instructions on the data packets (Page 1, second to fifth paragraphs, programmable pipeline architecture...PISC can be programmed to do tasks...each PISC stage acts as a miniprocessor). Cataldo also inherently discloses of plural access points located in a spaced apart relation between the first end of the pipeline and the second end of the pipeline (as, read broadly, these access points could simply be ports to each stage or the like).

Art Unit: 2183

However, Cataldo does not disclose at least one interface engine adapted to be connected to at least one external device located externally of the processor; the at least one interface engine is connected to each of the plural access points, and wherein the at least one interface engine is adapted to receive a request from any one of the access points of the programmable pipeline, the request being received upon arrival of one of the data packets at the respective any one access point, ii) to send a request output to the external device, the request output based at least partly on the request from the one access point, iii) responsive to the request output, to receive an external reply from the external device, and iv) to send to the pipeline a response, based on the external reply, to the request.

On the other hand, Dorst does disclose at least one interface engine (figure 3, memory controller 1005, which includes interface circuitry 4010 as shown in figure 4) adapted to be connected to at least one external device located externally of the processor (figure 3 shows multiple memories 1015 external to the processor and connected to the data processing block 3005, which includes the memory controller); the at least one interface engine is connected to each of the plural access points, ([0031], several processors may share a memory controller; each processor is an access point or contains an access point), and wherein the at least one interface engine is adapted to i) receive a request from any one of the access points of the programmable pipeline ([0010], memory controller couples to the processors and to the memories, and provides communication between the processor and memories; it is inherent that this communication includes a request for data in a memory by the

Art Unit: 2183

processor), ii) to send a request output to the external device, the request output based at least partly on the request from the one access point (figure 6, control signals, explained further in [0045] and [0046]; it is inherent that which of the external devices gets the control signals is based upon the data address or other parameter in the memory access instruction), iii) responsive to the request output, to receive an external reply from the external device ([0040], memory retrieves the data and makes it available through data bus 4020; the newly retrieved data is the external reply), and iv) to send to the pipeline a response, based on the external reply, to the request (Figure 1, given the memory controller connects the processor and memories together, it is inherent that the retrieved data would be passed on to the pipeline).

The teaching of Dorst reduces the burden and overhead of processors interfacing with and controlling the memory (Dorst, [0003]), as well as flexibly controls a multitude of memory circuits in a simple-to-use manner (Dorst, [0006]).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Dorst with the invention of Cataldo in order to reduce the burden and overhead of processors interfacing with and controlling the memory, as well as flexibly control a multitude of memory circuits in a simple-to-use manner. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Dorst is applicable to the invention of Cataldo; as cited above in [0031], Dorst discloses that his teaching may be directed toward multiple processors, and Dorst additionally discloses in [0036] that the teaching is applicable to multiprocessing or distributed processing systems. It would have been

Art Unit: 2183

readily recognized to one of ordinary skill in the art at the time of the invention that Cataldo's specific multiprocessing architecture being a pipeline of processors would not affect Dorst's teaching as each processor of Cataldo would be able to be a processor of Dorst's teaching. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that Dorst's teaching when applied to the pipelined architecture of Cataldo would cause the request to be sent to the interface engine when the data packet to be serviced reaches the processor that is making the memory request.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Dorst with the invention of Cataldo in order to reduce the burden and overhead of processors interfacing with and controlling the memory, as well as flexibly control a multitude of memory circuits in a simple-to-use manner.

6. Consider claims 2 and 9, Dorst discloses the request comprises a first request code according to a first coding scheme (it is inherent that a data instruction such as a load or store has parameter bits to indicate the address or memory module that needs to be accessed; these bits correlate to the request code and its format to be recognized is the coding scheme), the interface engine being adapted to execute a program ([0070] and [0071] discloses using finite state machines, counters, and programmable registers in order to implement the control circuitry for the memory controller and establish relative timing relationships among control signals and address signals, which is in

Page 6

Art Unit: 2183

effect executing a program), the execution being dependent upon the first request code ([0071] discloses that programmable registers provide a mechanism for timing among control signals, and [0039] specifically discloses that the programmable registers store read timing-parameters and write timing-parameters. Because [0042] discloses that each memory may correspond to a respective register set, it is inherent that, once a memory instruction occurs and its relevant parameters are sent to the memory controller, the bits regarding the specific address or memory to be accessed are used in some form to select the register with the timing-parameters relevant to that specific address or memory. These timing-parameters are used by the finite state machine to execute the program, as certain control signals are asserted at certain times to certain memory because of the parameters/code of the memory instruction), and to obtain, as a result of the execution of the program, at least one device control code, according to a second coding scheme (succinctly stated in the third sentence of the abstract, the interface circuitry communicates with the memory by providing a plurality of control signals; as explained above, certain control signals, correlating to device control code, are asserted at certain times as a result of executing the finite state machine that correlates to the memory bring accessed. This second coding scheme is the code that is outputted to the memory which controls the memory, as opposed to the first coding scheme which is the code that makes up the instruction), in addition to which the interface engine is adapted to send the device control code to the external device, or the request output is based at least partly on the device control code ([0045], the

Art Unit: 2183.

memory controllers control a wide variety of memories with the control signals described in [0046]).

- 7. Consider claims 3 and 10, Dorst discloses the device control code is an operational code of the external device ([0046], the control signals serve to operate the external device).
- 8. Consider claims 4 and 11, Dorst discloses the program is stored in a microcode memory included in the interface engine ([0070], finite state machine; it is inherent that the finite state machine contains a register to store state variables, and the state variables determine which control signals (in essence, microinstructions that control an overall memory machine instruction) are outputted given that state).
- 9. Consider claims 5 and 12, Dorst discloses the pipeline comprises a plurality of access points ([0031], several processors may share a memory controller; each processor is an access point), and the interface engine is adapted to receive a request from at least one of the access points ([0031], several processors may share a memory controller; each processor is an access point), the interface engine comprising a reply control unit (figure 3, memory controller 1005 still) adapted to receive at least one receiver ID signal related to the request, and to determine, based on the receiver ID signal, the access point which is to receive the response (it is inherent that given a plurality of processors sharing the same memory controller, a processor which requests

Art Unit: 2183

data from memory for itself would be the one to actually receive data. Because of this, it is further inherent that there must be an ID signal, either explicitly given by the processor identifying itself or implicit in that merely sending a memory instruction to the memory controller is an implicit signal as the memory controller is capable of identifying which processor sent that memory instruction, perhaps due to the pins at which it was received on).

10. Consider claims 6 and 13, Dorst discloses the reply control unit is adapted to receive an input control signal ([0010], memory controller couples to the processor and to the memories, and provides communication between the processor and memories; it is inherent that this communication includes a request for data in a memory by the processor: this request for data correlates to the input control signal, as the request for data is inputted into the memory controller in order to control the memory into outputting the data), based on which timing information for receiving the external reply from the external device can be determined ([0071] discloses that programmable registers provide a mechanism for timing among control signals, and [0039] specifically discloses that the programmable registers store read timing-parameters and write timingparameters. Because [0042] discloses that each memory may correspond to a respective register set, it is inherent that, once a memory instruction occurs and its relevant parameters are sent to the memory controller, the bits regarding the specific address or memory to be accessed are used in some form to select the register with the timing-parameters relevant to that specific address or memory. These timing-

Art Unit: 2183

parameters are used by the finite state machine to execute the program, as certain control signals are asserted at certain times to certain memory because of the parameters/code of the memory instruction. One of these control signals, as seen in Table 1 near [0053], is read-enable pulse-width, which is used to program the number of cycles the read-enable signal remains asserted during read operations).

11. Consider claims 7 and 14, Dorst discloses the pipeline comprises a plurality of access points ([0031], several processors may share a memory controller; each processor is an access point), whereby the number of access points adapted to send a request to the interface engine can be adjusted ([0031], which first discloses that a system may have more than one processor and more than one memory controller. It then discloses that several processors *may* share a memory controller. If several processors *may* share a memory controller, then it is possible that several processors *do not* share a memory controller; and if a given processor is not able to access all memory controllers, then it is apparent that they cannot send a request to that memory controller either. Furthermore, because it is disclosed that several processors *may* share a memory controller, or vice-versa, it is inherent that which is actually the case is adjustable).

Response to Arguments

12. Applicant's arguments with respect to claims 1-14 have been considered but are most in view of the new ground(s) of rejection.

Art Unit: 2183

13. Applicant also argues on page 20 that Dorst does not teach that the number of access points adapted to send a request to the interface engine is adjustable. However, the limitation as written is broad; multiple processors are supported by the teaching of Dorst and this number would be adjustable, at the least, at design. Alternatively, given that the memory is only accessed when data is needed from it, the number of access points which are adapted to send a request to the interface engine depends on the program contents of each processor. As another alternative, it would have been obvious to one of ordinary skill in the art at the time of the invention that it would have been a design choice to forgo memory interface logic for a certain processor if the processor never accesses memory.

Conclusion

- 14. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - a. Yumuto (US 5860019) discloses of a data driven pipeline processor composed of multiple processing portions.
 - b. Epps (US 6721316) discloses of a pipeline processor for packet heading processing and memory access; see Figure 4.
- 15. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Art Unit: 2183

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Keith Vicary whose telephone number is (571) 270-1314. The examiner can normally be reached on Monday - Friday, 8:00 a.m. - 5:00 p.m., EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/521,586 Page 12

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

kv

RICHARD L. ELLIS PRIMARY EXAMINER